NXP Semiconductors /MIMXRT1052 /PIT /TIMER[2] /TCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TCTRL

31282724232019161512118743000000000000000000000000000000000000000000 (TEN_0)TEN0 (TIE_0)TIE0 (CHN_0)CHN

TEN=TEN_0, CHN=CHN_0, TIE=TIE_0

Description

Timer Control Register

Fields

TEN

Timer Enable

0 (TEN_0): Timer n is disabled.

1 (TEN_1): Timer n is enabled.

TIE

Timer Interrupt Enable

0 (TIE_0): Interrupt requests from Timer n are disabled.

1 (TIE_1): Interrupt will be requested whenever TIF is set.

CHN

Chain Mode

0 (CHN_0): Timer is not chained.

1 (CHN_1): Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.

Links

() ()